Skip to main navigation Skip to search Skip to main content

A Serial Transparent AXI Bridge for Cross-Chip Integration

Research output: Chapter in book/report/conference proceedingConference contributionResearchpeer review

Abstract

The current trend toward distributed microelectronic systems is creating new challenges for hardware architectures. Functional blocks that used to reside on a single chip now need to communicate across chip boundaries with limited pin availability and data integrity risks. AMBA AXI is a widely used standard for on-chip communication between such functional blocks, and due to its scope not designed for offchip communication. We therefore present the open-source Serial Transparent AXI-Bridge protocol, which aims to bridge between two AXI networks by serializing messages, thereby increasing line utilization with minimal performance impact. The reduction to one channel per direction, along with the mode change from a transaction-based to a stream-based communication approach, reduces the number of pins required and prepares for further more standardized serialization methods. It remains transparent to the AXI members, allowing it to be deployed without modification to existing modules, while providing data integrity robustness improvements. We also present real-world data from an FPGA design that transfers data over a loopback card using a open-source VHDL reference implementation.

Original languageEnglish
Title of host publication2025 23rd IEEE Interregional NEWCAS Conference (NEWCAS)
Pages480-484
Number of pages5
ISBN (Electronic)979-8-3315-3256-7
DOIs
Publication statusPublished - 22 Jun 2025

Keywords

  • axi
  • communication
  • computer architecture
  • fpga
  • inter-chip
  • protocols

ASJC Scopus subject areas

  • Instrumentation
  • Artificial Intelligence
  • Computer Vision and Pattern Recognition
  • Hardware and Architecture
  • Energy Engineering and Power Technology
  • Electrical and Electronic Engineering

Cite this